State Machine Controller

Instructions

Case 2: opcode = 110
op = 10

How to Execute each instruction

① Put Sximm8 into Rn

How:

- set vsel to 0100
- set write to 1
- set nsel to 100

} S1a

② Shift Rm based on the [2:0] Shift and put into RD

How:

- Set nsel to 001
- set load a to 0
- set load b to 1

} S2a

- set bsel to 0
- Set asel to 1
- Set load c to 1
- set load s to 1

} S2b

- Set write to 1
- Set vsel to 0001

} S2C

③ Add shifted Rm with Rn and put in Rd

How:

- Set nsel to 001
- set load a to 0
- Set load b to 1

} S3a

- Set nsel to 100
- Set load a to 1
- Set load b to 0

} S3b

- set asel to 0
- set bsel to 0
- Set load c to 1
- set load s to 1

} S3c

- Set write to 1
- Set vsel to 0001
- Set nsel to 010

} S3d

Top level:

```
`define S1 110
① `define S1a 10
  //Execute R[Rn] = Sx(im8)
② `define S1b 00
  // Execute R[RD] = sh_Rm

`define S2 101
③ `define S2a 00
  //Execute R[Rd] = R[Rn]+sh_Rm
④ `define S2b 01
  //Execute status = f(R[Rn]-sh_Rm)
⑤ `define S2c 10
  //Execute R[Rd] = R[Rn] & sh_Rm
⑥ `define S2d 11
  //Execute R[Rd] = ~sh_Rm
```

⑤ AND shifted Rm and Rn and put in Rd

How:

- Set nsel to 001
- set load a to 0
- set load b to 1

} S5a

- Set nsel to 100
- set load a to 1
- set load b to 0

} S5b

- Set asel to 0
- set bsel to 0
- set load c to 1
- set load s to 1

} S5c

- Set nsel to 010
- set vsel to 0001
- set write to 1

} S5d

⑥ NOT shifted Rm and put in Rd

How:

- set nsel to 001
- set load a to 0
- set load b to 1

} S6a

- set asel to 1
- set bsel to 0
- Set load c to 1
- set load s to 1

} S6b

- Set nsel to 010
- set vsel to 0001
- set write to 1

} S6C











State encoding

A = 00

B = 01

C = 11

D = 10

p_2, p_1 = present state

n_2, n_1 = next-state

y, w = in

f = out

	p_2	p_1	y	w	n_2	n_1	f	
A	0	0	0	0	0	0	0	(0)
	0	0	0	1	0	0	0	(1)
	0	0	1	0	0	0	0	(2)
	0	0	1	1	1	1	0	(3)
B	0	1	0	0	0	0	0	(4)
	0	1	0	1	0	0	0	(5)
	0	1	1	0	1	0	0	(6)
	0	1	1	1	1	0	0	(7)
D	1	0	0	0	0	1	1	(8)
	1	0	0	1	0	1	1	(9)
	1	0	1	0	0	1	1	(10)
	1	0	1	1	1	0	1	(11)
C	1	1	0	0	0	1	0	(12)
	1	1	0	1	1	0	0	(13)
	1	1	1	0	0	0	0	(14)
	1	1	1	1	1	1	0	(15)



State encoding

A = 00
B = 01
C = 11
D = 10

let :

p_1, p_0 = present state
n_1, n_0 = next state
X_2, X_1 = input
f_1, f_0 = output

p_1	p_0	f_1	f_0	
0	0	0	0	(0)
0	1	1	X	(1)
1	0	1	X	(2)
1	1	1	0	(3)





"doesn't depend on present

p_1	p_0	f_0
0	0	0
0	1	1
1	0	1
1	1	1

this is an OR Gate



	p_1	p_0	X_2	X_1	n_1	n_0	
A	0	0	0	0	0	0	(0)
	0	0	0	1	0	1	(1)
	0	0	1	0	0	0	(2)
	0	0	1	1	0	1	(3)
B	0	1	0	0	1	0	(4)
	0	1	0	1	0	0	(5)
	0	1	1	0	1	1	(6)
	0	1	1	1	0	0	(7)
D	1	0	0	0	0	1	(8)
	1	0	0	1	1	1	(9)
	1	0	1	0	0	1	(10)
	1	0	1	1	1	1	(11)
C	1	1	0	0	1	1	(12)
	1	1	0	1	1	1	(13)
	1	1	1	0	1	1	(14)
	1	1	1	1	1	1	(15)